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I. INTRODUCTION
Electrostatic discharge (ESD) robustness of CMOS IC's had been found to be seriously degraded by the advanced deep-submicron CMOS technologies [1] - [3] . To improve ESD robustness of the output transistors, the ESD-implant process and the silicide-blocking process had been widely used in the deep-submicron CMOS technologies [3] - [5] . Besides the advanced process modifications to improve ESD robustness of the output buffers, the symmetrical layout structure had been emphasized to realize the large-dimension output transistors by ensuring the uniform turn-on phenomenon along the multiple fingers of the output transistor [6] . To further enhance the uniform turn-on phenomenon among the multiple fingers of the output transistors, a gate coupling design had been reported to achieve uniform ESD power distribution on the large-dimension output transistors [7] - [11] . But in the practical applications, the output buffers in a cell library have different drive capability specifications, for example, 2, 4, 8, 1 1 1, 24 mA, etc. But, the cell layouts of the output buffers with different drive capabilities are still drawn in the same layout style and area for programmable application. To adjust the different output sink (drive) currents of the output buffer, different fingers of the poly gates in the output NMOS (PMOS) are connected to the pre-buffer circuit, while the other unused poly-gate fingers are connected to ground (VDD). Due to the asymmetrical connection on the poly-gate fingers of the output NMOS in the layout, the ESD turn-on phenomenon among the fingers becomes quite different even if the layout is still symmetrical. This generally causes a very low ESD level for the output buffer, even if the output buffer has a total large device area. In this paper, a dynamic gate floating design is proposed to improve ESD level of the output buffers with different drive capabilities in a 0.35-m CMOS process [12] .
II. OUTPUT ESD PROTECTION DESIGN

A. Traditional Gate Coupling Design
To enhance the turn-on uniformity of the output buffers, the poly gates of the unused NMOS (PMOS) in the output buffers are connected to VSS (VDD) through a small-dimension NMOS Mdn1 (PMOS Mdp1) [10] , as shown in Fig. 1 . The Mdn1 (Mdp1) cooperated with the parasitic drain-to-gate capacitance in the Mn2 (Mp2) performs the gate coupling effect to turn on the Mn2 (Mp2) during the ESD stress [9] - [11] . In the normal operating conditions, the gate of Mp2 (Mn2) is connected to VDD (VSS) through the turned-on Mdp1 (Mdn1) to keep the Mp2 (Mn2) off. The output drive (sink) current is provided by the Mp1 (Mn1). For an output buffer with a smaller drive capability, such as only 2mA, the device dimension of the Mn1 (Mp1) is much smaller than that of the Mn2 (Mp2). In a 0.35-m CMOS cell library, a 2-mA output buffer has the device dimension (W/L) of 30/0.5 (m/m) for both the Mn1 and Mp1. But, in the cell layout of the 2-mA output buffer, it also has the device dimension of 450/0.5 (690/0.5) for the Mn2 (Mp2). The gate to drain contact distance in the Mn2, Mp2, Mn1, and Mp1 0018-9383/98$10.00 © 1998 IEEE There are four modes of ESD test combinations from the output pin to the VDD or VSS pins [11] , [13] . In the ND-mode (PS-mode) ESD stress, the output PMOS (NMOS) is reverse biased and broken down by the ESD voltage. But, in the NS-mode (PD-mode) ESD stress, the parasitic drain-to-bulk diode in the NMOS (PMOS) is forward biased to bypass the ESD current. Due to the low operating voltage, the diode in the forward biased condition can sustain much high ESD stress. But, the NMOS or PMOS in the breakdown condition with high snapback voltage are easily damaged by the ESD energy. Thus, the worst cases of the ESD stresses on an output buffer are the NDand PS-mode ESD events.
The output buffers with different drive capability specifications are tested in the human-body-model (HBM) ESD event by the Zapmaster ESD tester. Both the ESD-implant process and the silicide-blocking process are used in all output buffers. The PS-mode and ND-mode ESD test results are summarized in Table I . Due to the different connections on the gates of the output Mn1 and the unused Mn2, the PS-mode ESD level of the 2-mA output buffer is only 1 KV. But the 8-mA output buffer can sustain the PS-mode ESD voltage of 2 KV. While the drive capability of the output buffer is increased with a larger device dimension on Mn1, the output buffer has a higher ESD level (>2.5 KV). Although the cell layout areas and the total device dimensions (Mn1+Mn2) of these output buffers (2, 4mA, . . .) are all the same in the cell library, the ESD level of these output buffers are quite different. Even if using the gate coupling effect with the NMOS Mdn1 (PMOS Mdp1) to help the uniform turn-on between the Mn1 and Mn2 (Mp1 and Mp2), the HBM ESD level of the output buffer with a small Mn1 (Mp1) but a large Mn2 (Mp2) is still below the general industrial ESD specification of 2000 V.
B. Dynamic Gate Floating Design
The dynamic gate floating design to improve ESD robustness of an output buffer with small drive capability is shown in Fig. 2 . As comparing to the traditional gate coupling output buffer in Fig. 1 , two additional MR2 and MC2 (MR1 and MC1) devices are designed to dynamically float the gate of Mp2 (Mn2) during the ND-mode (PSmode) ESD-stress condition, but the gate of Mp2 (Mn2) is connected to VDD (VSS) in the normal operating condition. The MC1 and MC2 devices are functioned as the capacitors, and the MR1 and MR2 devices are functioned as the resistors. Because the gate of In the PS-mode ESD stress, the positive ESD voltage is applied to the output pad while the VSS is grounded but the VDD is floated. Due to the sharp rising edge of the ESD voltage, the gates of Mn2 and Mn1 are coupled with some positive voltage through the drain-togate parasitic capacitance in the Mn2 and Mn1. During the PS-mode ESD stress, the positive ESD voltage on the pad is also diverted into the floated VDD power line through the parasitic diode Dp2 (Dp1) in the Mp2 (Mp1). The drain of MR1 is therefore charged by the ESD voltage on the VDD power line. The gate-grounded PMOS MR1 functions as a resistor to charge the gate of Mdn1. The NMOS MC1 functions as a capacitor to store the gate voltage of Mdn1. Initially, the voltage stored on the capacitor MC1 is zero before the ESD voltage is applied to the output pad. But, the voltage stored on the capacitor MC1 is increased through the MR1 while the VDD power line is charged by the ESD current through the Dp2 and Dp1. The increase speed of the gate voltage on the MC1 is strongly dependent on the RC time constant of the resistor MR1 and the capacitor MC1. With a higher resistance MR1 and a larger capacitance MC1, the coupled voltage through the drain-to-gate capacitance of Mn2 can be held on the gate of Mn2 in a longer time period. Therefore, the Mn2 with a large device dimension can be instantaneously turned on to bypass ESD current from the output pad to VSS.
In the ND-mode ESD stress, the negative ESD voltage is applied to the output pad while the VDD is grounded but the VSS is floated. The negative ESD voltage on the pad is diverted into the floated VSS power line through the parasitic diode Dn2 (Dn1) in the Mn2 (Mn1). The NMOS MR2 with its gate connected to VDD functions as a resistor, whereas the PMOS MC2 functions as a capacitor. The negative ESD voltage on the VSS power line charges the gate of Mdp1 through the MR2. The decrease speed of the gate voltage on the Mdp1 is strongly dependent on the RC time constant of the resistor MR2 and the capacitor MC2. A higher resistance MR2 and a larger capacitance MC2 are therefore designed to keep the Mdp1 off in a longer time, so the gate of Mp2 can be dynamically floated in a longer time period. By using this dynamic gate floating design, the coupled negative voltage through the drain-to-gate capacitance of Mp2 can be held on the gate of Mp2 in a long time period. Therefore, the Mp2 with a large device dimension can be instantaneously turned on to bypass the negative ESD voltage from the output pad to the grounded VDD.
III. EXPERIMENTAL RESULTS
The HBM ESD test results of the output buffers in Fig. 2 with the dynamic gate floating design are listed in Table II . The HBM ND-mode (PS-mode) ESD level of the 2-mA output buffer with the traditional gate coupling design in Fig. 1 is only 1.5 KV (1 KV). But, the HBM ND-mode (PS-mode) ESD level of the 2-mA output buffer with the same device dimensions can be improved greater than 8 KV by using the dynamic gate floating design. In Table II , the dynamic gate floating design is not used in the output buffers with the drive capability greater than 12 mA, because the device dimension of the output Mn1 (Mp1) is greater than that of the Mn2 (Mp2) in such output buffers.
The machine-model (MM) ESD test results of the 2-mA output buffers between the designs in Figs. 1 and 2 are compared in Table III . The 2-mA output buffer with the traditional gate coupling design in Fig. 1 can sustain the MM PS-mode (ND-mode) ESD level of only 100 V (150 V), but the 2-mA output buffer with the dynamic gate floating design in Fig. 2 can pass the MM ESD stress of 1500 V. These ESD test results have practically verified the effectiveness of the dynamic gate floating design to improve ESD robustness of the output buffer with a small-dimension output Mn1 (Mp1) but a large-dimension unused Mn2 (Mp2).
IV. CONCLUSION
A dynamic gate floating design has successfully improved ESD level of the small-driving output buffers. The gates of the unused NMOS/PMOS in the output buffers are dynamically floated during the ESD stress, so the unused NMOS/PMOS with large device dimensions can be instantaneously turned on to bypass the ESD current. By using this dynamic gate floating design, the HBM NDmode (PS-mode) ESD level of the 2-mA output buffer in a 0.35-m CMOS process has been significantly improved from 1.5 KV (1 KV) up to greater than 8 KV without increasing the total layout area of the output cell. The MM ND-mode (PS-mode) ESD level of the 2-mA output buffer has been also effectively improved from 150 V (100 V) up to greater than 1600 V (1500 V).
